

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Information

- ☐ Access the IEEE Enterprise File Cabinet

Your search matched **7** of **1091947** documents.

A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

delayed <and> state <and> signals <and> fsm

[Search](#)

☐ Check to search within this result set

Results Key:

JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

1 Performance-driven synthesis in controller-datapath systems

Huang, S.C.-Y.; Wolf, W.H.;

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 2 , Issue: 1 , March 1994

Pages:68 - 80

[\[Abstract\]](#) [\[PDF Full-Text \(952 KB\)\]](#) **IEEE JNL**

2 Low power floating point MAFs-a comparative study

Pillai, R.V.K.; Shah, S.Y.A.; Al-Khalili, A.J.; Al-Khalili, D.;

Signal Processing and its Applications, Sixth International, Symposium on. 2001 , Volume: 1 , 13-16 Aug. 2001

Pages:284 - 287 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(344 KB\)\]](#) **IEEE CNF**

3 Proceedings 10th Asian Test Symposium

Test Symposium, 2001. Proceedings. 10th Asian , 19-21 Nov. 2001

[\[Abstract\]](#) [\[PDF Full-Text \(451 KB\)\]](#) **IEEE CNF**

4 Adaptive SISO algorithms for iterative detection with parametric uncertainty

Anastasopoulos, A.; Chugg, K.M.;

Communication Theory Mini-Conference, 1999 , 6-10 June 1999

Pages:177 - 181

[\[Abstract\]](#) [\[PDF Full-Text \(328 KB\)\]](#) **IEEE CNF**

5 Factorizing FSM's with modify and restore method

Mohan, C.R.; Chakrabarti, P.P.;

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [see also Circuits and Systems II: Express Briefs, IEEE Transactions on] , Volume: 44 , Issue: 5 , May 1997

Pages:371 - 377

Best Available Copy

[\[Abstract\]](#) [\[PDF Full-Text \(148 KB\)\]](#) IEEE JNL

6 Solution of parallel language equations for logic synthesis

Yevtushenko, N.; Villa, T.; Brayton, R.K.; Petrenko, A.;

Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on , 4-8 Nov. 2001

Pages:103 - 110

[\[Abstract\]](#) [\[PDF Full-Text \(705 KB\)\]](#) IEEE CNF

7 High-speed arithmetic coder/decoder architectures

Shrimali, G.; Parhi, K.K.;

Acoustics, Speech, and Signal Processing, 1993. ICASSP-93., 1993 IEEE International Conference on , Volume: 1 , 27-30 April 1993

Pages:361 - 364 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(292 KB\)\]](#) IEEE CNF

[Home](#) | [Log out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC](#) | [Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved

Results Key:**JNL** = Journal or Magazine **CNF** = Conference **STD** = Standard

1 Performance-driven synthesis in controller-datapath systems*Huang, S.C.-Y.; Wolf, W.H.;*

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 2 , Issue: 1 , March 1994

Pages:68 - 80

IEEE JNL

2 Low power floating point MAFs-a comparative study*Pillai, R.V.K.; Shah, S.Y.A.; Al-Khalili, A.J.; Al-Khalili, D.;*

Signal Processing and its Applications, Sixth International, Symposium on. 2001 , Volume: 1 , 13-16 Aug. 2001

Pages:284 - 287 vol.1

IEEE CNF

3 Proceedings 10th Asian Test Symposium

Test Symposium, 2001. Proceedings. 10th Asian , 19-21 Nov. 2001

IEEE CNF

4 Adaptive SISO algorithms for iterative detection with parametric uncertainty*Anastasopoulos, A.; Chugg, K.M.;*

Communication Theory Mini-Conference, 1999 , 6-10 June 1999

Pages:177 - 181

IEEE CNF

5 Factorizing FSM's with modify and restore method*Mohan, C.R.; Chakrabarti, P.P.;*

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [see also Circuits and Systems II: Express Briefs, IEEE Transactions on] , Volume: 44 , Issue: 5 , May 1997

Pages:371 - 377

IEEE JNL

6 Solution of parallel language equations for logic synthesis*Yevtushenko, N.; Villa, T.; Brayton, R.K.; Petrenko, A.;*

Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on , 4-8 Nov. 2001

Pages:103 - 110

IEEE CNF

7 High-speed arithmetic coder/decoder architectures*Shrimali, G.; Parhi, K.K.;*

Acoustics, Speech, and Signal Processing, 1993. ICASSP-93., 1993 IEEE International Conference on , Volume: 1 , 27-30 April 1993

Pages:361 - 364 vol.1

IEEE CNF

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search


- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet



Print Format

Your search matched **7** of **1088345** documents.

A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

finite <and> state <and> machine <and> multiple <and>

☐ Check to search within this result set

Results Key:

JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

1 Formal implementation verification of the bus interface unit for the Alpha 21264 microprocessor

Bischoff, G.P.; Brace, K.S.; Jain, S.; Razdan, R.;

Computer Design: VLSI in Computers and Processors, 1997. ICCD '97.

Proceedings., 1997 IEEE International Conference on , 12-15 Oct. 1997

Pages:16 - 24

[\[Abstract\]](#) [\[PDF Full-Text \(1096 KB\)\]](#) IEEE CNF

2 Divide and conquer: a strategy for synthesis of low power finite state machines

Dasgupta, A.; Ganguly, S.;

Computer Design: VLSI in Computers and Processors, 1997. ICCD '97.

Proceedings., 1997 IEEE International Conference on , 12-15 Oct. 1997

Pages:740 - 745

[\[Abstract\]](#) [\[PDF Full-Text \(600 KB\)\]](#) IEEE CNF

3 Mixed models of computation in the design of automotive engine control

Balluchi, A.; Di Benedetto, M.D.; Pinello, C.; Sangiovanni-Vincentelli, A.L.;

Decision and Control, 2001. Proceedings of the 40th IEEE Conference on , Volume:

4 , 4-7 Dec. 2001

Pages:3308 - 3313 vol.4

[\[Abstract\]](#) [\[PDF Full-Text \(383 KB\)\]](#) IEEE CNF

4 Reducing compilation time of Zhong's FPGA-based SAT solver

Chan, P.K.; Boyd, M.J.; Goren, S.; Klenk, K.; Kodavati, V.; Kundu, R.; Margolese, M.; Sun, J.; Suzuki, K.; Thorne, E.; Wang, X.; Xu, J.; Zhu, M.;

Field-Programmable Custom Computing Machines, 1999. FCCM '99. Proceedings.

Seventh Annual IEEE Symposium on , 21-23 April 1999

Pages:308 - 309

[\[Abstract\]](#) [\[PDF Full-Text \(136 KB\)\]](#) IEEE CNF

5 FSM functional partitioning for low power

Results Key:**JNL** = Journal or Magazine **CNF** = Conference **STD** = Standard

1 Formal implementation verification of the bus interface unit for the Alpha 21264 microprocessor*Bischoff, G.P.; Brace, K.S.; Jain, S.; Razdan, R.;*

Computer Design: VLSI in Computers and Processors, 1997. ICCD '97. Proceedings., 1997 IEEE International Conference on , 12-15 Oct. 1997

Pages:16 - 24

IEEE CNF

2 Divide and conquer: a strategy for synthesis of low power finite state machines*Dasgupta, A.; Ganguly, S.;*

Computer Design: VLSI in Computers and Processors, 1997. ICCD '97. Proceedings., 1997 IEEE International Conference on , 12-15 Oct. 1997

Pages:740 - 745

IEEE CNF

3 Mixed models of computation in the design of automotive engine control*Balluchi, A.; Di Benedetto, M.D.; Pinello, C.; Sangiovanni-Vincentelli, A.L.;*

Decision and Control, 2001. Proceedings of the 40th IEEE Conference on , Volume: 4 , 4-7 Dec. 2001

Pages:3308 - 3313 vol.4

IEEE CNF

4 Reducing compilation time of Zhong's FPGA-based SAT solver*Chan, P.K.; Boyd, M.J.; Goren, S.; Klenk, K.; Kodavati, V.; Kundu, R.; Margolese, M.;**Sun, J.; Suzuki, K.; Thorne, E.; Wang, X.; Xu, J.; Zhu, M.;*

Field-Programmable Custom Computing Machines, 1999. FCCM '99. Proceedings.

Seventh Annual IEEE Symposium on , 21-23 April 1999

Pages:308 - 309

IEEE CNF

5 FSM-D functional partitioning for low power*Hwang, E.; Vahid, F.; Yu-Chin Hsu;*

Design, Automation and Test in Europe Conference and Exhibition 1999.

Proceedings , 9-12 March 1999

Pages:22 - 28

IEEE CNF

6 Approximate reachability with BDDs using overlapping projections*Govindaraju, S.G.; Dill, D.L.; Hu, A.J.; Horowitz, M.A.;*

Design Automation Conference, 1998. Proceedings , 15-19 June 1998

Pages:451 - 456

IEEE CNF

7 Finite state machine verification on MIMD machines*Kumar, N.; Vemuri, R.;*

Design Automation Conference, 1992. EURO-VHDL '92, EURO-DAC '92. European , 7-10
Sept. 1992
Pages:514 - 520

IEEE CNF

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet



Print Format

Your search matched **46** of **1088345** documents.A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

fsm <and> delay

[Search](#)☐ Check to search within this result set

Results Key:

JNL = Journal or Magazine **CNF** = Conference **STD** = Standard**1 An automatic finite state machine synthesis using temporal logic decomposition**

Bekki, K.; Nagai, T.; Hamada, N.; Shimizu, T.; Hiratsuka, N.; Shima, K.;
Computer-Aided Design, 1991. ICCAD-91. Digest of Technical Papers., 1991 IEEE International Conference on , 11-14 Nov. 1991
Pages:422 - 425

[\[Abstract\]](#) [\[PDF Full-Text \(324 KB\)\]](#) **IEEE CNF****2 Waiting false path analysis of sequential logic circuits for performance optimization**

Nakamura, K.; Takagi, K.; Kimura, S.; Watanabe, K.;
Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on , 8-12 Nov. 1998
Pages:392 - 395

[\[Abstract\]](#) [\[PDF Full-Text \(380 KB\)\]](#) **IEEE CNF****3 A flexible scheme for state assignment based on characteristics of the FSM**

Mitra, B.; Panda, P.R.; Chaudhuri, P.P.;
Computer-Aided Design, 1991. ICCAD-91. Digest of Technical Papers., 1991 IEEE International Conference on , 11-14 Nov. 1991
Pages:226 - 229

[\[Abstract\]](#) [\[PDF Full-Text \(344 KB\)\]](#) **IEEE CNF****4 Performance-driven synthesis in controller-datapath systems**

Huang, S.C.-Y.; Wolf, W.H.;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 2 , Issue: 1 , March 1994
Pages:68 - 80

[\[Abstract\]](#) [\[PDF Full-Text \(952 KB\)\]](#) **IEEE JNL****5 A hyper optimal encoding scheme for self-checking circuits**

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Your search matched **23** of **1088345** documents.

A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

☐ Check to search within this result set
Results Key:

JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

1 FSM synthesis on FPGA architectures

Sarwary, G.; Lopes, E.P.; Burgun, L.; Greiner, A.;
ASIC Conference and Exhibit, 1994. Proceedings., Seventh Annual IEEE International, 19-23 Sept. 1994
Pages:178 - 181

[\[Abstract\]](#) [\[PDF Full-Text \(360 KB\)\]](#) **IEEE CNF**

2 A unified approach for FSM synthesis on FPGA architectures

Burgun, L.; Dictus, N.; Prado Lopes, E.; Sarwary, C.;
EUROMICRO 94. System Architecture and Integration. Proceedings of the 20th EUROMICRO Conference. , 5-8 Sept. 1994
Pages:660 - 668

[\[Abstract\]](#) [\[PDF Full-Text \(760 KB\)\]](#) **IEEE CNF**

3 FPGA based prototyping using a target driven FSM partitioning strategy

Feske, K.; Rulke, St.; Koegst, M.;
Electronics, Circuits and Systems, 1998 IEEE International Conference on, Volume: 1, 7-10 Sept. 1998
Pages:89 - 92 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(364 KB\)\]](#) **IEEE CNF**

4 An application of functional decomposition in ROM-based FSM implementation in FPGA devices

Rawski, M.; Selvaraj, H.; Luba, T.;
Digital System Design, 2003. Proceedings. Euromicro Symposium on, 1-6 Sept. 2003
Pages:104 - 110

[\[Abstract\]](#) [\[PDF Full-Text \(289 KB\)\]](#) **IEEE CNF**

5 Reconfigurable SoC design with hierarchical FSM and synchronous dataflow model

Sunghyun Lee; Sungjoo Yoo; Kiyoun Choi;

Hardware/Software Codesign, 2002. CODES 2002. Proceedings of the Tenth International Symposium on , 6-8 May 2002
Pages:199 - 204

[\[Abstract\]](#) [\[PDF Full-Text \(526 KB\)\]](#) IEEE CNF

6 A direct mapping system for datapath module and FSM implementation into LUT-based FPGAs

Abke, J.; Barke, E.;

Design, Automation and Test in Europe Conference and Exhibition, 2002.
Proceedings , 4-8 March 2002
Pages:1085

[\[Abstract\]](#) [\[PDF Full-Text \(187 KB\)\]](#) IEEE CNF

7 (Self-)reconfigurable finite state machines: theory and implementation

Koster, M.; Teich, J.;

Design, Automation and Test in Europe Conference and Exhibition, 2002.
Proceedings , 4-8 March 2002
Pages:559 - 566

[\[Abstract\]](#) [\[PDF Full-Text \(347 KB\)\]](#) IEEE CNF

8 Rom-based FSM implementation using input multiplexing in FPGA devices

Senhadji-Navarro, R.; Garcia-Vargas, I.; Jimenez-Moreno, G.; Civit-Ballcells, A.;

Electronics Letters , Volume: 40 , Issue: 20 , 30 Sept. 2004
Pages:1249 - 1251

[\[Abstract\]](#) [\[PDF Full-Text \(213 KB\)\]](#) IEE JNL

9 A configurable pipelined state machine as a hybrid ASIC and configurable architecture

Zipf, P.; Stotzler, C.; Glesner, M.;

VLSI, 2004. Proceedings. IEEE Computer society Annual Symposium on , 19-20 Feb. 2004
Pages:266 - 267

[\[Abstract\]](#) [\[PDF Full-Text \(214 KB\)\]](#) IEEE CNF

10 Synthesis of control circuits with dynamically modifiable behavior on the basis of statically reconfigurable FPGAs

Sklyarov, V.;

Integrated Circuits and Systems Design, 2000. Proceedings. 13th Symposium on , 18-24 Sept. 2000
Pages:353 - 358

[\[Abstract\]](#) [\[PDF Full-Text \(440 KB\)\]](#) IEEE CNF

11 Reprogrammable fuzzy logic finite state machine model

Grantner, J.L.; Patyra, M.J.;

Fuzzy Information Processing Society, 1996. NAFIPS. 1996 Biennial Conference of the North American , 19-22 June 1996
Pages:492 - 496

[\[Abstract\]](#) [\[PDF Full-Text \(320 KB\)\]](#) IEEE CNF

12 An automated and power-aware framework for utilization of IP cores in hardware generated from C descriptions targeting FPGAs

Jones, A.; Banerjee, P.;

Field-Programmable Custom Computing Machines, 2003. FCCM 2003. 11th Annual IEEE Symposium on , 9-11 April 2003

Pages:284 - 285

[\[Abstract\]](#) [\[PDF Full-Text \(182 KB\)\]](#) [IEEE CNF](#)

13 Low power floating point MAFs-a comparative study

Pillai, R.V.K.; Shah, S.Y.A.; Al-Khalili, A.J.; Al-Khalili, D.;

Signal Processing and its Applications, Sixth International, Symposium on. 2001 , Volume: 1 , 13-16 Aug. 2001

Pages:284 - 287 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(344 KB\)\]](#) [IEEE CNF](#)

14 Proceedings of 7th International Conference on VLSI Design

VLSI Design, 1994., Proceedings of the Seventh International Conference on , 5-8 Jan. 1994

[\[Abstract\]](#) [\[PDF Full-Text \(124 KB\)\]](#) [IEEE CNF](#)

15 Saving power by mapping finite-state machines into embedded memory blocks in FPGAs

Tiwari, A.; Tomko, K.A.;

Design, Automation and Test in Europe Conference and Exhibition, 2004.

Proceedings , Volume: 2 , 16-20 Feb. 2004

Pages:916 - 921 Vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(244 KB\)\]](#) [IEEE CNF](#)

[1](#) [2](#) [Next](#)

Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore[®]
RELEASE 1.2Welcome
United States Patent and Trademark OfficeIEEE Xplore[®]
1 Million Documents
1 Million Users[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)[Quick Links](#)[» Search Results](#)Welcome to IEEE Xplore[®]

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Table of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **0** of **1088345** documents.A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

fsm <and> fpga <and> regions <and> delays

[Search](#)☐ Check to search within this result set

Results Key:

JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

Results:

No documents matched your query.

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.